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ABSTRACT 
A newly developed fabrication method for fabrica- 
tion of single crystalline Si (SCS) components on glass, 
utilizing Deep Reactive Ion Etching (DRIE) of a Silicon 
On Insulator (SOI) wafer is presented. The devices are 
packaged at wafer level in a glass-silicon-glass (GSG) 
stack by anodic bonding and a final sealing at the in- 
terconnects can be performed using a suitable polymer. 
Packaged MEMS on glass are advantageous within O p  
tical MEMS and for sensitive capacitive devices. We 
report on experiences with bonding SO1 to Pyrex. Uni- 
form DRIE shallow and deep etching was achieved by a 
combination of an optimized device layout and an opti- 
mized process recipe. The behavior of the buried oxide 
membrane when used as an etch stop for the through- 
hole etch is described. No harmfyl buckling or fracture 
of the membrane is observed for an oxide thickness be- 
low lpm, but larger and more fragile released structures 
will need a thinner oxide in order to prevent damage. 
INTRODUCTION 
This work describes a new fabrication method for sil- 
icon devices on glass, which enables sealing and stacking 
possibilities in a glass-silicon-glass configuration. Since 
the devices are built using DRIE of the silicon device 
layer of an SO1 wafer, the method is superior to con- 
ventional Poly-Si surface micromachining with respect 
to layer thicknesses and internal stress control. Integra- 
tion of single crystalline silicon structures on a glass sub- 
strate provides several attractive properties for MEMS 
and optical MEMS: 1) Capacitive devices will benefit 
from low RF losses at  high frequencies and low para- 
sitic capacitances [l]. 2) Optical applications such as 
spatial light modulators (SLM), displays, pixel arrays, 
scanning [Z], and optical sensing in micro fluidic sys- 
tems. 
The presented method allows packaging on wafer- 
level which is attractive, as packaging often represents 
a great part of the production costs. Another recent 
work on SOI-glass wafer-level packaging is done in [3] for 
fabrication of micro resonators. With our method the 
GSG wafer-level package is obtained by anodic bonding 
Figure 1: A complete packaged glass-silicon(SOl)-glass 
chip with bonding pads at  the bottom. 
of two glass wafers, which makes it more suitable for 
Optical MEMS. The package is prepared for further in- 
tegration with micro optical components optimized for 
various optical applications. 
The fabrication process is relatively fast and simple. 
The most critical part is control of the DRIE steps re- 
garding the sidewall slopes and uniformity of the etch 
across the wafer and for the different geometries within 
the chip. To handle this, different device designs and 
etch parameters has been tested. 
FABRICATION 
Fabrication is performed using double sided polished 
SO1 wafers with a 4 6 0 ~ m  handle wafer, 1fim oxide and 
50pm device layer thickness. The first mask step defin- 
ing. the Anchor pattern is defined using a 1.5nm pho- 
toresist (PR) mould, which is transferred into 3.9 pm 
deep trenches in the SO1 device layer by H E ,  see Fig. 
2.A1. A standard parallel plate RIE system from STS is 
used for this step and the process consists of: an llmin 
anisotropic Si etch (8sccni SFe, 32sccm 0 2 ,  at 8OmTorr 
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Figure 2: Two alternative device layer processes, A1-A2 
is recommended and used. 
and 30W), followed by resist stripping in an oxygen 
plasma. The next mask step is performed with 6.2pm 
PR as shown on Fig. 2.A2. An initial short buffered 
hydrofluric acid (BHF) dip is necessary for good ad- 
hesion of the resist. Since this step defines the me- 
chanically active structures, great care must be taken 
with the photolithography. DRIE is now applied using 
a STS advanced Silicon Etcher (ASE) with a standard 
shallow etch (passivation gas C ~ F S ,  etch gas SFs) with 
increased gas flows, optimized for high uniformity of 
the etch. The etch stops at the buried oxide layer, but 
notching of the sidewalls is seen with continued etch. 
Insufficient etch results in footing of the structures and 
is even less wanted, thus a precise control of the etch 
depth is needed. One should be aware of the specified 
variation of the SO1 device layer thickness. This thick- 
ness can be estimated by measuring the step height at 
the wafer edge with a profilometer. We have achieved 
acceptable etch depth control by observation of certain 
indicator structures and subsequent additional etching. 
After successful etching the resist is removed in an oxy- 
gen plasma, Fig. 2.AB3. 
Fig. 2.B1-3 describes an alternative process that can 
be used when larger release heights are needed. Here: 
both lithographic steps are performed on a flat surface. 
First, the Anchor pattern is transferred to a thin ox- 
ide layer. Then, the mechanically active structures are 
etched as described above. However, the etch is not 
stopped on the buried oxide, but it is timed so that the 
intended release height is remaining. After stripping of 
the PR in an oxygen plasma the remaining silicon is 
etched using the oxide mask. 
Before anodic bonding the wafers are carefully 
cleaned in Piranhia (80% H2S04 + 20% HzOz). Glass 
substrates (Pyrex 7740, 500fim thick) are processed in 
* DME processed 
SO1 wafer I 
1-1 - Bonding to a Pyrex 
wafer with 
AI-metallization 
n n n . Throueh-holeetch - 
stopping at 
buried oxide. 
I 1 '-Removeable dummy 
* Bonding additional 
Pyrex wafer. 
Dicing positions 
indicated. 
IV 
* Sealing inlets 
with polymer, 
and wire bonding 
Figure 3: Process sequence continued. 
parallel using the following sequence. After careful 
cleaning of the glass substrate 500nm of aluminum is 
deposited by e-beam evaporation. The metal is then 
patterned with 1.5um PR and etched in H3P04 based 
AI-etch. Finally, the resist is stripped in an oxygen 
plasma. The substrates were aligned with a precision 
of 2fim and anodically bonded at 300°C. During bond- 
ing the voltage is ramped up to Vm,,=6O0V, while the 
current should not exceed I,,,=ZmA. When the cur- 
rent has dropped below 0.5mA, an additional 10 min- 
utes latency is used before shutting off the voltage. The 
bonded wafers, sketched in Fig. 3 11, are rinsed in DI- 
water and BHF. The backside of the SO1 wafer is pat- 
terned with the through-hole etch mask in 13pm PR 
with alignment to the silicon device layer. In order 
for the glass side to electrostatically clamp in the ASE, 
the glass surface is covered by lOOnm aluminum by e- 
beam evaporation. Through-holes in the silicon handle 
wafer are etched using DRIE with a standard deep-etch 
stopping on the buried oxide membrane, see Fig. 3 111. 
The PR is removed in an oxygen plasma and the oxide 
membrane is removed in a RIE glass etch (2Osccm CF4, 
ZOsccm CHF3 at lOOmT and 60W). An additional glass 
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Figure 4 SFM image showing 460 pm high spacer struc- 
tures and the 45pm high mechanical device on a glass 
wafer with a metallization pattern. 
wafer is anodically handed on top of the wafer stack. 
The bonding is performed at 300°C, V,,,=lOOOV, and 
I,,,=2mA. Finally, the aluminum layer on the back- 
side of the stack is removed by etching. The dicing into 
chips is discussed in the next chapter. 
Fig. 5 show an example of a fabricated device. At 
Fig. 4 and G the devices can bo seen together with the 
walls from the wafer through-hole. A finished chip is 
shown on Fig. 1. The devices have beams a s  narrow 
as 2pm with a height of 46pm, elevated 4bm above the 
glass substrate. Electrode gaps were controlled down to 
0.5bm. 
RESULTS AND DISCUSSION 
DRIE Uniformity Optimization. 
The most challenging process step in thk method in- 
volves control of the DRTE. Both micro and macro load- 
ing effects and diffusion limited etching are present and 
result in uneven etch rates. In Fig. 5 notching is seen 
on certain trenches and not on others. This is caused 
by different etch rates due to the micro loading effect. 
The macro load of the wafer goes to zero as the etch 
reaches the oxide everywhere, so a uniform etch is much 
appreciated. By placing dummy structures it is partly 
possible to  control the loading effect to avoid notching at 
critical places. A recipe with a high gas flow rate and a 
low etch power was found to give the most uniform etch, 
reducing the effects of micro and macro loading. This 
etch also showed accepta,ble sidewall slopes. For very 
small openings below 5pmx5pm, the etch rate becomes 
diffusion limited and the etch rate is smaller. This ef- 
fect can be utilized to reduce the proof mass of movable 
Figure 5: A beam test device. Note notching is promi- 
nent near the narrow trenches but absent at the large 
open areas of the narrow suspension beam. 
Figure 6: Beam test devices and the walls surrounding 
a chip with no glass lid. 
parts by non-penetrating holes. 
For the through-hole etching the uniformity is also 
important, especially at macro loading level, where it 
results in a higher etch rate at the edges of the wafer 
compared to the center. This is greatly reduced by 
lowering the overall load of the wafer. Dummy struc- 
tures suspended only by the oxide membrane can be 
employed, and removed after the final etching of the 
oxide membrane, see Fig. 3 111. A uniform through-hole 
etch is needed to  enable the thinnest possible buried ox- 
ide thickness The importance of which is explained in 
the next section. 
Buned oxide as etch stop for through-hole etch. 
As the through-hole etch reaches the buried oxide, the 
membrane buckles due to compressive stresses. Tests 
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Figure 7: Optical image of the lpm buckling membrane 
after the through-hole etch (visible at the trenches) No 
damage is seen on the fragile movable part,s of the beam 
bending device. 
with a 2pm membrane showed buckling and major r u p  
ture of the components. For a 1pm membrane rupture is 
observed occasionally. Generally, the membrane should 
be as thin as allowed by the over etch from uniformity of 
the DRIE. The selectivity to oxide is specified to 1250. 
A higher wafer temperature during etching due to low 
heat conductance through the glass wafer may reduce 
the selectivity. A membrane thickness of 0.5pm is pro- 
posed to be optimal for the process, and should with- 
stand more than 100um of over etch. 
Bonding of SOI and Pyrex. 
The exact mechanism behind anodic bonding of SO1 and 
Pyrex has been debated. Nevertheless tie have had no 
problems, and have bonded with standard conditions, 
but with increased duration of the bonding to a total of 
20-30 minutes, since the bonding current is lower. The 
bonding time is expected to depend on the quality of 
the buried oxide of the SO1 wafer. Though we have 
not  measured the bonding strength, we have had no 
difficulties in bonding SO1 wafers with buried oxides 
thicknesses of 0.1-2pm. Structures with anchor sizes 
down to 20pmx20pm have been fabricated. 
Dzcing and Sealing Procedures. 
Figure 3 IV shows a proposed dicing procedure for the 
chips. It is important not to dice the whole way through 
the glass as the feed inlets still are open and sensitive 
Figure 8: Aluminum feed-throughs into the chip with a 
glass lid. Sealing can be obtained by application of a 
suitable polymer as shown in Fig. 3 V. 
water and dust. After breaking into chips, the final 
sealing can be performed by placing a suitable polymer 
over the inlet holes which are 4pm high and 100pm wide 
per metal wire. The inlets are shown on Fig. 8. 
CONCLUSION AND FURTHER WORK 
A fabrication method for wafer-level packaged 
MEMS devices in a GSG stack has been developed. The 
method utilizes DRIE of a SO1 wafer, and anodic bond- 
ing to glass forming high aspect ratio single crystalline 
components on glass. The buried oxide membrane is 
used as etch stop and requires precise control of the 
DRIE in order to avoid notching from overetch. Re- 
ducing the overetch will also allow for a thinner oxide 
membrane of the SO1 wafer, which will reduce harmful 
buckling effects. 
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